

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
31 December 2003 (31.12.2003)

PCT

(10) International Publication Number
WO 2004/001587 A3

(51) International Patent Classification⁷:
9/32, 9/35

G06F 9/38,

(81) Designated States (*national*): JP, US.

(21) International Application Number:

PCT/EP2003/000099

(84) Designated States (*regional*): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR).

(22) International Filing Date: 8 January 2003 (08.01.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

PCT/EP02/06953

24 June 2002 (24.06.2002)

EP

Declarations under Rule 4.17:

- as to the identity of the inventor (Rule 4.17(i)) for all designations
- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for all designations
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(71) Applicant (*for all designated States except US*): ANTEVISTA GMBH [DE/DE]; Harburger Schlossstrasse 6-12, 21079 Hamburg (DE).

(72) Inventor; and

(75) Inventor/Applicant (*for US only*): THEIS, Jean-Paul [DE/DE]; Edelheide 6, 21149 Hamburg (DE).


(88) Date of publication of the international search report:

1 April 2004

(74) Common Representative: ANTEVISTA GMBH; Harburger Schlossstrasse 6-12, 21079 Hamburg (DE).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A METHOD FOR EXECUTING STRUCTURED SYMBOLIC MACHINE CODE ON A MICROPROCESSOR



(57) Abstract: The invention describes a method for executing structured symbolic machine code on a microprocessor. Said structured symbolic machine code contains a set of one or more regions, where each of said regions contains symbolic machine code containing, in addition to the proper instructions, information about the symbolic variables, the symbolic constants, the branch tree, pointers and functions arguments used within each of said regions. This information is fetched by the microprocessor from the instruction cache and stored into dedicated memories before the proper instructions of each region are fetched and executed. Said information is used by the microprocessor in order to improve the degree of parallelism achieved during instruction scheduling and execution. Among other purposes, said information allows the microprocessor to perform so-called speculative branch prediction. Speculative branch prediction does branch prediction along a branch path containing several dependent branches in the shortest time possible (in only a few clock cycles) without having to wait for

branches to resolve. This is a key issue which allows to apply region scheduling in practice, e.g. tregion scheduling, where machine code must be fetched and speculatively executed from the trace having highest probability or confidence among several traces. This allows to use the computation resources (e.g. the FUs) of the microprocessor in the most efficient way. Finally, said information allows to re-execute instructions in the right order and to overwrite wrong data with the correct ones when miss-predictions occur.